国产婷婷午夜精品无码A片,国产午夜伦鲁鲁,幼儿hiphop张婉莹仙踪网,乡村言情小说

Design & Verification

Home Products Digital Design EDA

TRASTA

Gate-TR Mixed-Level Timing Analysis Solution

Mixed-Level Timing Analysis Custom Cell Characterization Built-in STA engine

TRASTA automatically identifies the critical path and enables designers to analyze the critical path with the highest precision. 

  • Identifies unique devices of the design and generates gate level circuit

  • Topology matching and channel connected extraction techniques

  • Timing characteristics of extracted gate-level cells are automatically characterized and used in Static Timing Analysis (STA) step

  • Built-in STA engine and SPICE netlist generation capability with back-annotated parasitics


Download Brochure

Highlights

  • Efficiency

    Efficient critical path tracing at the full-chip level

  • Automation

    Automatic critical path extraction with parasitics

  • Customization

    On the fly custom cell characterization

  • Unity

    Unified environment for STA & dynamic simulation

Applications

  • Custom cell characterization

  • Timing analysis of
    mixed design

  • Re-characterization of standard cell

  • Timing analysis of CPU
    datapaths/Digital IPs

Contact TOP

Log in

康定县| 凤山县| 民乐县| 寿阳县| 成武县| 巴彦县| 辽阳市| 石嘴山市| 南漳县| 九寨沟县| 和静县| 奉化市|